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The modular exponentiation operation of the current algorithms for asymmetric cryptog-
raphy is the most expensive part in terms of computational cost. The RSA algorithm, for
example, uses the modular exponentiation algorithm in encryption and decryption proce-
dure. Thus, the overall performance of those asymmetric cryptosystems depends heavily
on the performance of the speciﬁc algorithm used for modular exponentiation. This work
proposes new parallel algorithms to perform this arithmetical operation and determines
the optimal number of processors that yields the greatest speedup. The optimal number is
obtained by balancing the processing load evenly among the processors. Practical imple-
mentations are also performed to evaluate the theoretical proposals.
© 2011 Elsevier Inc. All rights reserved.
1. Introduction
RSA (Rivest, Shamir and Adleman) [1] for asymmetric cryptography and Diﬃe–Hellman protocol [2] for key exchange are
widely used in trading and secure communication. It is impossible to overstress the importance of those methods in practical
applications. Their security depends upon the diﬃculty in factoring large integers and the main arithmetical operation used
in the whole process is the integer modular exponentiation. Then, the security and usefulness of those methods depend
upon eﬃcient algorithms for modular exponentiation.
Many kinds of implementations were suggested to enhance the eﬃciency of modular exponentiation. Brickell [3] has
discussed implementation of RSA in hardware. Brickell, Gordon, McCurley and Wilson (BGMW) have used precomputation
to speedup the exponentiation in Ref. [4] and have proposed two parallelization methods using precomputation [5]. Lim and
Lee have also discussed parallelization using the BGMW method [6]. These techniques are specially useful in cryptographic
methods that use ﬁxed base, such as Diﬃe–Hellman protocol.
Many research works have been focused on a ﬁxed base [6–9]. In [10], J. Von Zur Gathen describes an exponentiation
algorithm in GF(2m) without pre-computing. That algorithm was improved by Mun-Kyu Lee as reported in [11], where the
fact that squaring operation in GF(2m) is linear using a normal base was exploited.
Parallel algorithms for modular exponentiation useful in RSA were discussed by Nedjah and Mourelle [12–14]. They have
compared the main parallelization methods. RSA using multiple primes [15] via Chinese remainder theorem provides an
eﬃcient parallelization method.
Recently, parallel algorithms are playing an important role in keeping up the exponential growth predicted by Moore’s
law. Not only multi-core processors but also powerful graphic cards are becoming more available. Then, ﬂexibility in choos-
ing parallelization methods is welcome in that context.
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discussed in [16]. We present an optimization method to obtain the best number of processors the distribute the processing
load evenly. Practical implementations also presented here conﬁrm our analysis. The load balancing has helped to reduce
signiﬁcantly the number of processors for exponents of 1024 bit used nowadays in cryptography. The execution time has
also decreased.
The paper is organized as follows. In Section 2 we brieﬂy review the square and multiply method. In Section 3 we review
the main results obtained in [16]. In Section 4 we present theoretical methods to obtain the optimal partition points that
allows for a load balancing. In Section 5 we perform numerical experiments to check the theoretical proposals. In the last
section we draw our conclusions.
2. Binary modular exponentiation
The square and multiply method for modular exponentiation is around two thousand years old [17]. The central idea to
calculate ge mod p is to use the binary representation of the exponent e. The arithmetical properties ensures that
ge mod p = (· · · ((gbn)2 · gbn−1)2 · · ·)2 · gb1 mod p, (1)
where e =∑ni=1 2ibi and bi ∈ {0,1}. Starting the calculation by the innermost parenthesis, that is (gbn ), one can see that
the number of squaring and multiplication is at most equal to the number of bits of the exponent.
Algorithm 1: Binary modular exponentiation.
Input: Integer g ∈ Zp and e =∑ni=1 2ibi where bi ∈ {0,1}.
Output: ge mod p.
a ← 11
for i = n to 1 do2
a ← a2 mod p3
if bi = 1 then4
a ← a · g mod p5
return a6
Algorithm 1 implements the modular exponentiation using Eq. (1). The bits of the exponent are used from left to right.
There is an alternative version that uses the bits from right to left. The exact number of modular squaring is n and the
average number of modular multiplications is n2 , where n is the number of bits of the exponent e.
The details of multiplying, squaring and performing modular reduction in Zp are important to the total cost, but we
do not discuss those issues here. Refs. [18–20] provide useful material about them and Ref. [17] about multi-precision
arithmetics.
3. Parallelization
Let us start describing how to use two processors to speed up the calculation of the modular exponentiation. Using the
fact that the exponent e = (bnbn−1 · · ·b1b1)2 can be split up as
e = 2re2 + e1, (2)
where e1 = (br · · ·b1b1)2, e2 = (bn · · ·br+1)2 and r = n/2, we can factorize
ge = g2re2 · ge1 . (3)
The factors g2
re2 and ge1 have no mutual dependence. They can be computed in parallel using Algorithm 1 on each factor.
The results obtained by the included processors must be multiplied at the end, and thus yielding the ﬁnal result. The
number of bits of e1 and e2 are not necessarily equal, since the number of factors k = 2 may not divide n. Even when they
have exactly the same number of bits, the load is not balanced, because clearly g2
re2 has more squares than ge1 .
The same ideas used for 2 processors can be generalized to k processors assuming that e is partitioned in parts of the
same size. In the following description, let us suppose that the number of factors k divides n and let r1 = 0, r2 = nk , r3 =
2n
k , . . . , rk = (k−1)nk . So, now Eq. (3) can be re-written as:
ge = g2rk ek · · · g2r2e2 · g2r1e1 ,
where e1, e2, . . . , ek are deﬁned as in Algorithm 2, which describes the parallelization scheme with k processors.
If g has a ﬁxed value (ﬁxed-base) we could pre-compute g2
ri for i ∈ {1,2, . . . ,k} and reduce substantially the compu-
tational time in parallelization, making the sublinear speedup. However, not all applications use a ﬁxed base. For instance,
in the RSA cryptosystem, the base is different in each encryption/decryption process. The major overhead imposed by this
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k
. So far, there is no parallel algorithm for this process. This
computation have a strong sequential dependency. Therefore, many research work was dedicated to the case where the
base g is known a priori.
Algorithm 2: Parallelization using k processors.
Input: Integer g ∈ Zp and e =∑ni=1 2ibn where bi ∈ {0,1}.
Output: ge mod p.
e1 ← (br2 · · ·b1b1)21
e2 ← (br3 · · ·br2+1)22
.
.
.3
ek ← (bn · · ·brk+1)24
begin5
[Factor #1]6
a1 ← g20 mod p7
a1 ← ae11 mod p8
end9
begin10
[Factor #2]11
a2 ← g2r2 mod p12
a2 ← ae22 mod p13
end14
.
.
.15
begin16
[Factor #k]17
ak ← g2rk mod p18
ak ← aekk mod p19
end20
return a1 · a2 · · · · · ak mod p21
3.1. Cost
In this case, the factor #k in Algorithm 2 has the greatest load. The computation of g2
rk−1 (line 2) requires n− nk squares
and aekk (line 2) requires
n
k squares and
n
2k multiplications in average. Adding the cost of all factors including the cost of
line 2, which is k − 1 multiplications, we obtain
nS +
(
n
2k
+ k − 1
)
M, (4)
where S and M are the cost of one square and one multiplication respectively. Note that the number of squares is the same
as before parallelizing but the number of multiplications gets reduced. The reduction is a direct consequence of splitting up
exponent e into smaller parts.
Now, let us calculate the optimal number of factors. Let η(n,k) be the number of multiplications, that is
η(n,k) = n
2k
+ k − 1. (5)
Keeping n constant, the optimal value of k is the one that satisﬁes the equation ∂η(n,k)
∂k = 0. The solution is given by
k0 =
√
n
2
. (6)
The second derivative ∂
2η(n,k)
∂k2
is positive, then k0 is a global minimum. This value is the optimal number of processors
depending on the number of bits of the exponent. Replacing k in Eq. (4) by k0, we obtain
nS + (√2n − 1)M,
which shows that the number of multiplications is reduced by a quadratic factor in average for large n when we compare
with Eq. (4) taking k = 1. The ideal number of processors is approximately square root of half of the number of bits of the
exponent. For RSA-1024, 23 processors would be necessary.
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Algorithm 2 does not distribute the workload evenly across the processors when the partition is uniform. Let us suppose
that Algorithm 2 has only two parallel factors. Let us call T1 the total cost to process Factor #1. It is given by
T1 = n
2
S + n
4
M.
The total cost of Factor #2 has extra squarings and is given by
T2 = nS + n
4
M.
The computational cost of Factor #2 is greater than Factor #1. Then
T2 − T1 = n
2
S.
Instead of considering partitions of the same size, let us ﬁnd the point p for partitioning such that we have T1 = T2. The
computational costs to calculate the factors are now given by
T1 = pS + p
2
M,
T2 = nS +
(
n − p
2
)
M.
Without loss of generality, let us assume that S = 1, that is, one squaring takes one time unit and let us deﬁne ϕ = MS .
Equation T1 = T2 implies that
p = n(1+
ϕ
2 )
1+ ϕ .
The general case with n processors requires the identiﬁcation of a sequence of partition points p1, p2, · · · , pk such that
pk = n and T1 = T2 = T3 = · · · = Tk , that is, the sequence that allows for an even distribution of the workload among the
available k processors. The computational cost of each factor is
T1 = p1 + ϕ
(
p1
2
)
= p1
(
1+ ϕ
2
)
,
T2 = p2 + ϕ
(
p2 − p1
2
)
= p2
(
1+ ϕ
2
)
− ϕ
2
p1,
T3 = p3
(
1+ ϕ
2
)
− ϕ
2
p2,
T4 = p4
(
1+ ϕ
2
)
− ϕ
2
p3,
...
Ti = pi
(
1+ ϕ
2
)
− ϕ
2
pi−1,
...
Tk = pk
(
1+ ϕ
2
)
− ϕ
2
pk−1.
Let us concentrate in the generic term Ti = Ti−1 for i > 1, which implies
pi = (λ + 1)pi−1 − λpi−2,
where
λ = ϕ
2+ ϕ . (7)
This is a linear recurrence equation with the following initial conditions
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p1 = (λ + 1)−1p2. (9)
The solution of a linear recurrence equation has the form
pi = αxi1 + βxi2
where x1 and x2 are the roots of the characteristic polynomial
ρ(x) = x2 − (λ + 1)x+ λ.
Then x1 = 1 and x2 = λ. Using the initial conditions (8) and (9) and the general form of the solution pi , we obtain the
following system of equations for constants α and β{
α + βλk = n,
α + βλ = (λ + 1)−1(α + βλ2), (10)
the solution of which is given by
α = n
1− λk , (11)
β = n
λk − 1 . (12)
Then
pi = α
(
1− λi). (13)
That solution is acceptable only if there is an increasing sequence of integer partition points p1 < p2 < · · · < pk . This
property can be checked by obtaining the derivative of pi with respect to i. Considering k and n ﬁxed, we get
∂pi
∂ i
= −αλi logλ.
Considering that n > 2 and logλ < 0, it follows that ∂pi
∂ i > 0, and hence, the sequence of partition points given by (13) is
always increasing.
Note that the values of all partition points will be rounded to the nearest integers. Two neighboring points pi and pi+1
can be rounded to the same value, if their difference is smaller than 1/2. In order to overcome this problem, we have to
add the constraint
pi+1 − pi > 12
for all i. Using the fact that the ﬁrst derivative ∂pi
∂ i is positive and the second derivative
∂2pi
∂ i2
is negative for all i, we conclude
that the sequence of partition points is monotonic and the intervals pi+1 − pi are decreasing when i increases. So, the only
difference we have to check is the last one pk − pk−1 > 12 .
Using Eqs. (8) and (13) we obtain
pk − pk−1 = n − α
(
1− λk−1).
Using Eq. (11), the constraint pk − pk−1 > 12 is expressed by
n >
1
2λk−1
(
1− λk
1− λ
)
. (14)
Let us determine the optimal number of processors in terms of the length n of exponent e. Using Eq. (14) twice with k
and k + 1, we obtain
1− λk
2λk−1(1− λ) < n <
1− λk+1
2λk(1− λ) . (15)
After isolating variable k, we obtain
γ < k < γ + 1, (16)
where
γ = logλ
1
. (17)
1+ 2n(1− λ)
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To be sure that k is the correct integer number in the interval (16), we have to take
k =
[
γ + 1
2
]
, (18)
where the notation [ ] denotes the nearest integer. Eq. (18) yields the optimal number of processors for a given n and ϕ .
Note that the optimal number of processors has a logarithmic dependence on n, which is clearly displayed in Fig. 1.
Let us consider a practical example taking exponent with n = 1024 bits. A reasonable value of ϕ , the ratio between the
time to perform one modular multiplication and the time to perform one squaring, is 1.14, as we will discuss in Section 5.
Eq. (18) yields k = 8 as the best number of processors. In fact, Eq. (15) reduces to
944< n < 2600
for that value of k, conﬁrming our results. The partition points that produce the best load balancing are
p1 = 652.42623896,
p2 = 889.294363933,
p3 = 975.291071726,
p4 = 1006.5128064,
p5 = 1017.84808587,
p6 = 1021.96344211,
p7 = 1023.45755234,
p8 = 1024.0.
If instead we have taken erroneously k = 9, the partition points would be
p1 = 652.300785978,
p2 = 889.123364326,
p3 = 975.103536083,
p4 = 1006.31926723,
p5 = 1017.65236707,
p6 = 1021.76693199,
p7 = 1023.26075492,
p8 = 1023.80309827,
p9 = 1024.0.
After rounding the last two points we would obtain [p8] = [p9] and the ﬁnal sequence would not be monotonic.
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Fig. 3. Execution time (Panel A) and speedup (Panel B) up to 16 cores with load balancing using exponents with 1024 bits. The graphs with no load
balancing are also depicted for comparison.
5. Implementations
The implementations using C Programming language of the algorithms proposed in this work use the OpenMPI paral-
lelization library as a basic tool, which implements the standard MPI (Message Passing Interface) [21]. The API (Application
Programming Interface) MPI allows the parallelization using distributed physical memory. For multiple precision arithmetic
we used library GMP (GNU Multiple Precision) [22]. We used 8 nodes of a Sun Blade x6250. Each node has two pro-
cessors Intel Xeon E5440 Quad Core 3GHz x86 64 (64 cores) with 16 GB of memory physically interconnected by
an InﬁniBand bus. The operating system is CentOS Linux version 4.1.2 with kernel version 2.6.18. For all performance testing
we used balanced exponents in binary representation. The execution time and the speedup up to 64 cores without using of
load balancing are shown in Fig. 2. The time unit used is microsecond.
The graphs of Fig. 2 display oscillations specially when the number of cores is greater than 25 processors. If we disregard
the oscillations, the curve of Panel A of Fig. 2 has a minimum for around 23 processors and the speedup in this case is
around 1.8. The result is in agreement with the theoretical calculations of Section 3.
Let us now assess the impact of the load balancing technique. Fig. 3 displays the execution time and the speedup up
to 16 cores of Algorithm 2 with load balancing. The graphs with no load balancing are also depicted for comparison. The
execution time curve has a minimum for around 8 processors and the speedup in this case is around 1.86. For the platform
that we are using, we have obtained the average value of ϕ = 1.14 for the ratio between the time to perform one modular
multiplication and the time to perform one squaring. We have made the average over 100 samples. The ideal number of
processors is in agreement with the theoretical calculations of Section 4.
The parallel computation of modular powers is more eﬃcient when load balancing is applied. The best feature of the
method that uses load balancing is the reduction of the number of processors. In the experiments with exponents of
1024 bit, the algorithm with load balancing needs 8 processors instead of 23 processors. The results are in agreement with
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Statistics using 100 samples comparing the timings for both techniques with
the sequential calculation.
Sequential No balancing Balancing
Arithmetic average 3621.38 1999.39 1961.45
Median 3613 1991 1942
Standard deviation 77.968 251.784 157.016
Number of processors 1 23 8
the theoretical analysis. Table 1 compares the execution times obtained using the techniques proposed in this work, i.e.
with and without load balancing, to that yield by the sequential execution. The time unit is microsecond. As expected, they
are faster than the sequential calculation. The running time is about 55% smaller. When we compare the parallelization
schemes, the method that uses load balancing is better in all points. It uses less processors and the standard deviation is
signiﬁcantly smaller than the one obtained without load balancing (see Table 1).
6. Conclusions
This work has proposed a load balancing technique to optimize parallelization algorithms for the modular exponentiation
operation. The parallelization scheme using uniform partition points is not the most eﬃcient, because it does not use the
available parallel resources with maximum load. The optimal number of processors depends on the number of bits of the
exponent. For 1024 bits, the optimal number is 23 processors.
We have presented a theoretical analysis to obtain the optimal sequence of partition points that balance the workload
of the processors. The optimal number of processors depends again on the number of bits of the exponent. For example,
for 1024-bit exponents and the taking the coeﬃcient ϕ = 1.14, we have obtained 8 processors for the optimal workload
distribution. If we use more than 8 processors, there are redundant points in the partition. The high-load servers, for
example https servers, may determine dynamically the optimal number of processors and the coeﬃcient ϕ needed in the
parallelization scheme.
The load balancing has advantages in two directions. The number of processors decreases and the speedup increases
when compared to the uniform parallelization scheme. For exponents with 1024 bits, the optimal number of processors
reduces from around 23 to 8, while the speedup increases from around 1.8 to around 1.86. A detailed comparison between
the parallelization schemes is summarized in Table 1.
The practical implementations have conﬁrmed our theoretical analysis.
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